

09-25-00

A

THE ASSISTANT COMMISSIONER OF PATENTS  
Washington, D.C. 20231

DOCKET NUMBER: AUS920000349US1  
September 22, 2000

Sir:

Transmitted herewith for filing is the Patent Application of:

Inventor: Charles Jay Alpert et al

For: **Method and System for Determining an Interconnect Delay Utilizing an Effective Capacitance Metric (ECM) Signal Delay Model**

Enclosed are:

- ☒ Patent Specification - 19 pages
- ☒ Claims - 6 pages
- ☒ Abstract - 2 pages
- ☒ Informal drawings - four (4) sheets
- ☒ Declaration and Power of Attorney - 3 pages
- ☒ An assignment of the invention to International Business Machines Corporation (includes Recordation Form Cover Sheet)
- ☐ A certified copy of a ☐ application
- ☒ Information Disclosure Statement, PTO 1449 and copies of references

jc542 U.S. PTO  
09/668320  
09/22/00

The filing fee has been calculated as shown below:

For	Number Filed	Number Extra	Rate	Fee
Basic Fee				\$690.00
Total Claims	21 - 20	1	x \$18 =	\$ 18.00
Indep. Claims	3 - 3	0	x \$78 =	\$ 0.00
MULTIPLE DEPENDENT CLAIM PRESENTED	0		x \$260 =	\$ 0.00
TOTAL				\$708.00

- ☒ Please charge my IBM Corporation Deposit Account No. 09-0447 in the amount of \$708.00. A duplicate copy of this sheet is enclosed.
- ☒ The Commissioner is hereby authorized to charge payment of the following fees associated with this communication or credit any overpayment to IBM Corporation Deposit Account 09-0447. A duplicate copy of this sheet is enclosed.
  - ☒ Any additional filing fees required under 37 CFR §1.16.
  - ☒ Any patent application processing fees under 37 CFR §1.17.

Respectfully submitted,

CERTIFICATE OF MAILING BY "EXPRESS MAIL" UNDER 37 CFR § 1.10

"Express Mail" mailing label number EL453463292US

Date of Mailing September 22, 2000

I hereby certify that the application/correspondence attached hereto is being deposited with the United States Postal Service "Express Mail Post Office to Addressee" service under 37 CFR 1.10 on the date indicated above and is addressed to Box Patent Application, Assistant Commissioner for Patents, Washington, D C 20231

*Dena Paris*  
Dena Paris

By

*Richard N. McCain*  
Richard N. McCain  
Registration No. 43,785  
FELSMAN, BRADLEY, VADEN, GUNTER  
& DILLON, LLP  
Suite 350, Lakewood on the Park  
7600B North Capital of Texas Highway  
Austin, Texas 78731  
Telephone (512) 343-6116

**METHOD AND SYSTEM FOR DETERMINING AN INTERCONNECT DELAY  
UTILIZING AN EFFECTIVE CAPACITANCE METRIC (ECM)  
SIGNAL DELAY MODEL**

**BACKGROUND OF THE INVENTION**

**1. Technical Field:**

The present invention relates in general to semiconductor design automation systems, more particularly to the simulation of integrated circuit designs of such systems, and more particularly to the accurate determination of net (wiring) performance for such integrated circuit designs.

**2. Description of the Related Art:**

Development of a working integrated circuit chip is a process that involves creating a design specification, creating the logical design of the chip (typically in schematic form), validating the design, re-designing as necessary, fabricating the chip and testing the chip. Costs tend to be "end-loaded," i.e., greater towards the end of the process than towards the beginning. The earlier in this process that a design error is detected, the earlier it can be corrected, saving a great deal of cost over a late-detected error. As a result, increasingly sophisticated steps are being taken to validate the design of a new chip, as early in the design process as possible.

Design validation requires thorough examination of

the integrated circuit design and expected functional characteristics, taking into account a number of different factors, such as logical correctness of the design, timing factors (including net delay performance, effects of parasitic capacitances, etc.). Among these factors, net performance (specifically, net delay) is one of the most important. Many timing-related problems have been discovered in chips whose designs appear to be "logically" correct, at least on paper. This is because it is difficult for the designer to anticipate such delay contributors as wiring delays, i.e., net delays and the cumulative effects of distributed resistances and capacitances on the chips, especially from a post-layout point of view. The accuracy of delay determination affects not only the chip performance, but whether a chip meets its original design specification.

Virtually all integrated circuit designers today use semiconductor design automation systems which facilitate the capture, simulation, layout, and verification of integrated circuit designs. With the advance of semiconductor process technology, integrated circuits are becoming increasingly fast, and the once relatively small delays caused by interconnections, i.e., wiring, on a chip are becoming a more dominant factor in integrated circuit performance. As a result, the ability to accurately model and calculate wiring delays is becoming a crucial requirement for any semiconductor design automation system. These wiring delays, i.e., the time required for a critical threshold voltage at a receiving node to be crossed after the application of a driving signal at a driving node, are known as "net delays."

One of the by-products of an integrated circuit design on a semiconductor design automation system is a "net-list" which contains a complete description of all of the devices, e.g., transistors, resistors, etc., required and how they are connected. The connections are described in the form of "nets" (short for "networks") or descriptions of the point-to-point wiring connections between components. A single net may connect to many components. Any chip design will have a great number of nets. The net-list includes a list of net interconnections, thus the name "net-list".

From any driving point to any receiving point on a net, there is an associated delay. This time is due to a complicated combination of parasitic capacitances, wiring resistances, wire lengths, etc.. Some nets have multiple drivers, e.g., a number of open-drain or tri-state drivers, or loops, e.g., clock rings, making their (accurate) analysis particularly complicated. The delay for a net is determined by modeling the net and analyzing the delay according to the model. One of the most serious problems in delay calculation (determination) is that accurate models tend to complicate delay calculations, resulting in expensive delays in the design cycle while computation-intensive net delays are being calculated. As a result, most prior-art net delay calculation techniques compromise on the accuracy (faithfulness to reality) of the model of the net in order to decrease the amount of calculation time required. Unfortunately, in doing so most such techniques sacrifice enough accuracy that the results of

delay calculation are only very rough approximations of actual chip performance. As a result, many chips, particularly those with complicated timing relationships between signals, have subtle timing-related problems when they are built. The designs of such chips must then be altered, re-simulated, etc., and a new chip must be fabricated. This process is extremely costly.

Despite it being more than fifty (50) years old, the Elmore delay metric is widely employed in conventional Physical design tools. The popularity of the Elmore delay model is not surprising considering that it is, firstly, a fairly accurate measure of the true delay at far-end nodes, i.e., nodes far from the driving source. Secondly, it is expressible as a closed-form expression involving only the resistors and capacitors of the circuit under evaluation. Thirdly, it is a provable upper bound on the true delay for all inputs and finally, it is additive, i.e., the delay from node A to node C of a path passing through node B is the sum of delays from nodes A to B and from nodes B to C. Additivity offers the advantage of decoupling optimization problems into sub-problems, allowing optimal algorithms, e.g., for buffer insertion and wiresizing. However, the only attribute (and arguably the most important) that the Elmore delay lacks is consistent accuracy at all nodes. The Elmore delay can be inaccurate by orders of magnitude, especially for near-end, i.e., nodes close to the driving source.

Consequently, several other delay metrics based on higher-order moments have been proposed, see e.g., A. B.

Kahng and S. Muddu, "Two-pole Analysis of Interconnection trees," Proceedings IEEE Multi-Chip Module Conference, Santa Cruz, February 1995, pp. 105-110 and A. B. Kahng and S. Muddu, "A General Methodology for Responses and Delay Computations in VSLI Interconnects," UCLA CS Dept. TR-940015, 1994. While these approaches are typically more accurate than Elmore and simpler than truly accurate methods, see e.g., L. T. Pillage and R. A. Rohrer, "Asymptotic Waveform Evaluation for Timing Analysis," IEEE TCAD, 9(4), 352-366, 1990, some of the simplicity of the Elmore delay is lost. All of these metrics use multiple moments of the transfer function, which makes them non-additive.

Accordingly, what is needed in the art is an improved signal delay metric that mitigates the above-discussed limitations in the prior art.

### SUMMARY OF THE INVENTION

It is therefore an object of the invention to provide an improved signal delay metric.

It is another object of the invention to provide a method for computing a signal delay at a node within an interconnect having a number of nodes.

To achieve the foregoing objects, and in accordance with the invention as embodied and broadly described herein, a method for determining an interconnect delay at a node in an interconnect having a plurality of nodes is disclosed. The method includes performing a bottom-up tree traversal to compute the first three admittance moments for each of the nodes in the interconnect. The computed admittance moments are utilized, in an advantageous embodiment, to compute a pi-model of the downstream load. Next, the equivalent effective capacitance value  $C_{eff}$  is computed utilizing the components of the computed pi-model and the Elmore delay at the node under evaluation. In an advantageous embodiment,  $C_{eff}$  is characterized by:

$$C_{eff} = C_{fj} (1 - e^{-T/\tau_{dj}})$$

where  $C_{fj}$  is the far-end capacitance of the pi-model at the node,  $T$  is the Elmore delay at the node and  $\tau_{dj}$  is the resistance of the pi-model ( $R_{dj}$ ) multiplied by  $C_{fi}$ . The interconnect delay at the node ( $ECM_j$ ) is then determined utilizing an effective capacitance metric (ECM) delay model characterized by:

$$ECM_j = ECM_{p(j)} + R_j (C_j + C_{nj} + C_{eff})$$

where  $ECM_{p(j)}$  is the computed ECM delay at the node immediately preceding the node under evaluation,  $R_j$  is the resistance between the node under evaluation and the preceding node,  $C_j$  is the capacitance to ground at the node under evaluation and  $C_{nj}$  is the near-end capacitance of the pi-model at the node under evaluation.

The present invention discloses a method utilizing a novel signal delay model for determining a signal delay at an interconnect node. The Effective Capacitance Metric (ECM) delay model disclosed by the present invention, unlike conventional methodologies discussed previously that have increased accuracies than the Elmore delay model, takes a different approach in that it does not utilize the circuit impulse response moments; simplifying the delay computational methodology. Instead, the downstream capacitance of a node in a resistive capacitive (RC) tree is modeled by an effective capacitance that, unlike the Elmore delay model, takes into account the resistive shielding of the downstream interconnect increasing the accuracy of the estimation of the delay. The present invention then utilizes this effective capacitance in the conventional Elmore formula to estimate delays. As a result, the delay metric of the present invention has the same form, i.e., simplicity and additivity, as the Elmore formula and can be computed using a bottom-up traversal followed by a top-down tree traversal.

The foregoing description has outlined, rather



broadly, preferred and alternative features of the present invention so that those skilled in the art may better understand the detailed description of the invention that follows. Additional features of the invention will be described hereinafter that form the subject matter of the claims of the invention. Those skilled in the art should appreciate that they can readily use the disclosed conception and specific embodiment as a basis for designing or modifying other structures for carrying out the same purposes of the present invention. Those skilled in the art should also realize that such equivalent constructions do not depart from the spirit and scope of the invention in its broadest form.

**BRIEF DESCRIPTION OF THE DRAWINGS**

The novel features believed characteristic of the invention are set forth in the appended claims. The invention itself however, as well as a preferred mode of use, further objects and advantages thereof, will best be understood by reference to the following detailed description of an illustrative embodiment when read in conjunction with the accompanying drawings, wherein:

FIGURE 1A illustrates an exemplary two-segment resistive capacitive (RC) circuit;

FIGURE 1B illustrates modeling a circuit downstream of a node utilizing a pi-model;

FIGURE 1C illustrates estimation of a delay at a node utilizing the present invention;

FIGURE 2 illustrates an exemplary data processing system that provides a suitable environment for the practice of the present invention;

FIGURE 3 illustrates a high-level process flow for determining a timing delay at a node  $j$  within an interconnect having a number of nodes;

FIGURE 4A illustrates a computation of moments across an RC segment; and

FIGURE 4B illustrates combining parallel admittances.

**DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT**

The intuition underlying the delay metric model disclosed by the present invention can be explained with the aid of an exemplary two-segment resistive capacitive (RC) circuit illustrated in FIGURE 1A. The Elmore delay from node 0 to 1 is given by:

$$ED_1 = R_1(C_1 + C_2) \quad (1)$$

The relative inaccuracy of the Elmore delay increases as  $R_2$  increases relative to  $R_1$ . In the limiting case when  $R_2 = \infty$ , the true delay is independent of  $R_2$  and is given by  $0.69(R_1C_1)$ . In contrast, the Elmore delay continues to depend on the value of  $C_2$ . This simple example shows that the Elmore delay does not take resistive shielding of  $C_2$  by  $R_2$  into account, resulting in large scale inaccuracies of delays of near-end nodes. If instead, suppose we estimate delay by:

$$D_1 = R_1(C_1 + kC_2) \quad (2)$$

where  $0 \leq k \leq 1$  is a parameter that captures resistive shielding. In the limiting case,  $k = 0$  when  $R_2 = \infty$  and  $k = 1$  when  $R_2 = 0$ . Note that  $kC_2$  can be interpreted as the "effective capacitance" seen at node 1. This idea is similar in spirit to the notion of effective capacitance used in gate level timing analysis. Of course, the accuracy and simplicity of the delay metric completely depends on the computation of  $k$ . The present invention presents one such procedure.

Assume a RC tree with nodes  $\{v_0, \dots, v_N\}$  where  $v_0$  is the source. Let  $C_i$  be the capacitance at node  $v_i$  for  $0 < i \leq N$ , and let  $R_{ki}$  be the total resistance of the portion of the unique path from  $v_0$  to  $v_i$  that overlaps with the unique path from  $v_0$  to  $v_k$ . The Elmore delay to node  $v_i$  is given by the formula:

$$ED_i = \sum_{k=1}^N R_{ki} C_k \quad (3)$$

From the formula, one can see that two tree traversals are sufficient to compute the Elmore delay.

The Elmore delay is the first moment  $m_1$  of the impulse response. Additional moments  $m_2, m_3, \dots$  can be used to derive more accuracy. Asymptotic waveform evaluation (AWE) takes the first  $2q$  moments to match to  $q$  poles and  $q$  residues of the transfer function. This system of  $2q$  equations must then be solved and the four moments  $m_0, m_1, m_2, m_3$  are sufficient to derive reasonable accuracy. In this case, AWE essentially reduces to a 2-pole approximation. Once the poles and residues are computed to construct the time domain formula, iterative techniques such as Newton-Raphson method are used to get the 50% delay point. While this approach is considerably faster than traditional SPICE-like simulations, it is still much more expensive than a delay metric.

Tutuianu et al., "Explicit RC-Circuit Delay Approximation Based on the First Three Moments of the Impulse Response," IEEE/ACM DAC, 1996, pp. 611-616, teaches a closed-form approximation for estimating delay

for step inputs. More recently, Kay and Pileggi, "PRIMO: Probability Interpretation of Moments for Delay Calculations," IEEE/ACM design Automation Conference, 1998, pp. 463-468, proposed PRIMO that fits the moments of the impulse response to probability density functions. First, the parameters to the probability density function must be computed from the moments, and then a single table lookup operation is all that is required to produce the delay. Lin et al., "h-gamma: An RC Delay Metric Based on a Gamma Distribution Approximation to the Homogeneous Response," IEEE/ACM ICCAD, pp. 19-25, improved upon PRIMO with the h-gamma metric. h-gamma avoids time-shifting the distribution functions and matching moments to the circuit's homogenous response. However, for fast evaluation, a 2-D table needs to be carefully constructed.

In contrast, the delay metric of the present invention takes a different approach in that it does not utilize the circuit moments. Instead, the downstream capacitance of a node in the RC tree is modeled by an effective capacitance that takes into account the resistive shielding of the downstream interconnect. The present invention then utilizes this effective capacitance in the conventional Elmore formula to estimate delays. As a result, the delay metric of the present invention has the same form, i.e., simplicity and additivity, as the Elmore formula and can be computed using a bottom-up followed by a top-down tree traversal.

The notation described below in Table 1 is to facilitate the following discussion on the estimation of

an interconnect delay utilizing the Effective Capacitance Metric (ECM) delay model disclosed by the present invention.

Table 1. Summary of notation

Symbol	Description
$p(j)$	Predecessor of node $j$
$R_j$	Resistance between nodes $j$ and $p(j)$
$C_j$	Capacitance to ground at node $j$
$C_{dj}$	Total downstream capacitance beyond node $j$
$C_{nj}$	Near end capacitance of pi-model at node $j$
$C_{fj}$	Far end capacitance of pi-model at node $j$
$R_{dj}$	Resistance of pi-model at node $j$
$ED_j$	Elmore delay at node $j$
$ECM_j$	Effective Capacitance Metric delay at node $j$

Assuming that a given RC tree has capacitance to ground from every node, that there are no floating capacitances and a resistor connects every pair of nodes. The Elmore delay in Equation (3) can be expressed recursively as:

$$ED_j = ED_{p(j)} + R_j (C_j + C_{dj}) \quad (4)$$

where

$$C_{dj} = \sum_{k \in s(j)} C_k \quad (5)$$

and  $s(j)$  is the set of all nodes downstream from node  $j$ . Since the Elmore delay pessimistically estimates delay by ignoring waveshape information, the response can be

viewed as a step signal applied at the time instant given by the Elmore delay. In other words, if the Elmore delay at node  $j$  has already been computed, the delay to a node downstream from  $j$  can be computed by applying a step signal at the time instant  $ED_j$  to the subtree rooted at node  $j$ . It should be noted that in the computation of  $ED_j$ , the capacitance downstream beyond  $j$  is modeled by the sum of all downstream capacitances.

The ECM delay model of the present invention, instead of modeling the downstream capacitance by a single value  $C_{dj}$ , represents the downstream capacitances from node  $j$  under evaluation with an equivalent effective capacitance, determined utilizing a pi-model as depicted in FIGURE 1B, to capture resistive shielding. It should be readily apparent to those skilled in the art that the determination of the equivalent effective capacitance is not limited to one particular modeling scheme, in other embodiments, a tee-model may also be advantageously utilized. To compute the pi-model, the input admittance  $Y(s)$  of the circuit downstream of  $j$  is expanded in a Taylor series about  $s = 0$  as follows:

$$Y_j(s) = y_1s + y_2s^2 + y_3s^3 + \dots \quad (6)$$

where  $y_1, y_2, \dots$ , etc., are the moments of the admittance for node  $j$ . Note that the dc component  $y_0$  is zero since it has been assumed that there is no dc path to ground. The three components of the pi-model, i.e.,  $R_{dj}$ ,  $C_{fj}$  and  $C_{nj}$ , are given by:

$$R_{dj} = -Y_{3j}^2/Y_{2j}^3,$$

$$C_{fj} = Y_{2j}^2 \text{ and}$$

$$C_{nj} = Y_{1j} - C_{fj}.$$

For a detailed example for computing the components of the pi-model, see P. R. O'Brien, et al., "Modeling the Driving point Characteristic of Resistive Interconnect for Accurate Delay Estimation," IEEE/ACM ICCAD, 1989, pp. 512-515, which is herein incorporated in its entirety by reference. Following the determination of the components of the pi-model that captures the downstream load, the single RC circuit of resistance  $R_{dj}$  and  $C_{fj}$  (illustrated in FIGURE 1B) is modeled by a single effective capacitance  $C_{eff}$  (where  $C_{eff} < C_{fj}$ ) as depicted in FIGURE 1C. The ECM delay model of the present invention is thus given by:

$$ECM_j = ECM_{p(j)} + R_j (C_j + C_{nj} + C_{eff}) \quad (7)$$

where

$$C_{eff} = C_{fj} (1 - e^{-T/\tau_{dj}}) \quad (8)$$

The value  $\tau_{dj}$  in equation (8) is a time constant equal to  $R_{dj}C_{fj}$ . It should be noted that  $C_{eff}$  depends on the time up to which a charge is matched as well as with the resistance. Thus, if  $T = \infty$  or  $R_{dj} = 0$ , then  $C_{eff} = C_{fj}$  as expected. Similarly,  $C_{eff} = 0$  when  $R_{dj} = \infty$  or  $T = 0$ . Furthermore,  $0 \leq k \leq 1$  is always satisfied. The optimal value of  $T$  in equation (8) will be the actual real delay to node  $j$ . However, by utilizing the upper bound  $T = ED_j$  (Elmore delay at node  $j$ ), which is the most reasonable pessimistic choice for  $T$ , a conservative safety margin is built into the computation of  $C_{eff}$  to take into account the waveshape effects. It should be noted that the



computation of  $C_{eff}$  in equation (8) is based on a step input function. Extending the computation of  $C_{eff}$  of the present invention to ramp inputs results in the following equation:

$$C_{eff} = C_{fj} (1 - e^{-(T + \tau/2)/\tau d_j}) \quad (8a)$$

Combining equations (7) and (8) results in the complete recursive definition for the effective capacitance metric (ECM) delay model of the present invention:

$$ECM_j = ECM_{p(j)} + R_j (C_j + C_{nj} + C_{fj} (1 - e^{-T/\tau d_j})) \quad (9)$$

In a preferred embodiment, the ECM delay model disclosed by the present invention is implemented as a computer executable software program utilized as part of a timing analysis tool, such as International Business Machines (IBM) EinsTimer™. As depicted in FIGURE 2, the present invention may be implemented within an exemplary data processing system 200. Data processing system 200 illustrates a typical hardware configuration of a computer workstation platform, such as IBM's RS/6000, that includes a central processing unit (CPU) 210 coupled to a number of devices via a system bus 250.

Data processing system 200 also includes a random access memory (RAM) 220, read only memory (ROM) 210 and input/output (I/O) adapter 225 for connecting peripheral devices, such as disk units 230 and tape units 235 to system bus 250. A user interface adapter 260 is utilized to connect a keyboard device 255 and a mouse (not shown) to system bus 250 while a display adapter 265 couples a

display device 270, such as a monitor, to system bus 250. A communication adapter 240 is also depicted for coupling data processing system 200 to an external network, generally designated 275.

5  
10  
15  
20  
25  
30

It should be noted that although the present invention has been described, in one embodiment, in the context of a computer workstation, those skilled in the art will readily appreciate that the present invention described hereinabove may be implemented, for example, by operating central processing unit 210 or other suitable electronic module to execute a corresponding sequence of machine-readable instructions. These instructions may reside in various types of signal-bearing media. In this respect, one aspect of the present invention concerns a programmed product, that includes signal-bearing media tangibly embodying a program of machine-readable instructions executable by a digital data processor to perform the computation of delays utilizing the ECM delay model described above. The present invention does not contemplate limiting its practice to any particular type of signal-bearing media, i.e., computer readable medium, utilized to actually carry out the distribution. Examples of signal-bearing media includes recordable type media, such as floppy disks and hard disk drives, and transmission type media such as digital and analog communication links and wireless.

30

The utilization of the ECM delay model of the present invention will hereinafter be described in greater detail with respect to FIGURE 3 that illustrates a high-level process flow 300 for determining a timing

delay at a node  $j$  within an interconnect having a number of nodes. Process 300 is initiated, as depicted in step 310, when a request is received, for example, from a physical layout verification process, to compute a delay at node  $j$  of an interconnect. Next, a bottom-up tree traversal is performed, as illustrated in step 320, to compute, in a preferred embodiment, the first three (3) admittance moments for each tree node. Exemplary methods for the computation of the admittance moments in a bottom-up tree traversal methodology are shown in FIGURES 4A and 4B that illustrate traversing a single RC segment and combining parallel branches, respectively.

Following the computation of the admittance moments, process 300 begins the process of computing the delay at node  $j$  by starting at the first near end node by setting, for example, a "counter" to  $i = \text{one}$ , as depicted in step 330. Next, a pi-model for the downstream circuit seen at node  $i$  is synthesized, as illustrated in step 340 and discussed previously. Additionally, the Elmore delay at node  $i$  is computed utilizing equation (3). The value of  $C_{fi}$  of the pi-model of the downstream circuit seen at node  $i$  and the Elmore delay, i.e.,  $T$ , are then utilized to determine the equivalent effective capacitance ( $C_{eff}$ ) seen at node  $i$  utilizing equation (8).

After the equivalent effective capacitance has been computed, as depicted in step 350, the delay at node  $i$  is then computed using the ECM delay model of the present invention as detailed in equation (9). Following the determination of the delay at node  $i$ , process 300 determines if node  $i$  is the node for which a delay had

been requested for, as illustrated in decisional step 360. In the event that node i is not the requested node, process 300 increases i by one, as depicted in step 370, and delay computation process 300 proceeds to determine the delay for the next node. However, if it is determined that node i is the node under evaluation, i.e.,  $i = j$ , process 300 ends, as illustrated in step 380, with the computed delay at node j forwarded on to the requesting process.

While the invention has been particularly shown and described with reference to a preferred embodiment, it will be understood by those skilled in the art that various changes in form and detail may be made therein without departing from the spirit and scope of the invention.

**CLAIMS**

What is claimed is:

1           1. A method for utilizing a signal delay model for  
2 determining an interconnect delay at a node in an  
3 interconnect having a plurality of nodes, said method  
4 comprising:

5           determining an equivalent effective capacitance  
6 value for a downstream load seen at said node; and  
7           utilizing said equivalent effective capacitance  
8 value to calculate said interconnect delay at said node.

1           2. The method as recited in Claim 1, further  
2 comprising performing a bottom-up tree traversal to  
3 compute the first three admittance moments for each of  
4 said plurality of nodes in said interconnect.

1           3. The method as recited in Claim 1, wherein said  
2 determining an equivalent effective capacitance value  
3 includes determining interconnect delays for nodes in  
4 said interconnect preceding said node.

1           4. The method as recited in Claim 1, wherein said  
2 determining an equivalent effective capacitance includes  
3 utilizing a pi-model to model said downstream load.

1           5. The method as recited in Claim 4, wherein said  
2 determining an equivalent effective capacitance includes  
3 determining an Elmore delay value for said node.

1           6. The method as recited in Claim 5, wherein said

equivalent effective capacitance ( $C_{eff}$ ) is characterized by:

$$C_{eff} = C_{fj}(1 - e^{-T/\tau_{dj}})$$

wherein  $C_{fj}$  is the far-end capacitance of said pi-model at said node,  $T$  is the Elmore delay at said node and  $\tau_{dj}$  is the resistance of said pi-model ( $R_{dj}$ ) multiplied by  $C_{fj}$ .

7. The method as recited in Claim 6, wherein said utilizing said equivalent effective capacitance value includes calculating said interconnect delay at said node utilizing an effective capacitance metric (ECM) delay model, wherein said ECM delay model is characterized by:

$$ECM_j = ECM_{p(j)} + R_j(C_j + C_{nj} + C_{fj}(1 - e^{-T/\tau_{dj}}))$$

wherein  $ECM_{p(j)}$  is the computed ECM delay at the node immediately preceding said node,  $R_j$  is the resistance between said node and said preceding node,  $C_j$  is the capacitance to ground at said node and  $C_{nj}$  is the near-end capacitance of said pi-model at said node.

1           8.    A data processing system, comprising:  
2           a processor;  
3           means for determining an equivalent effective  
4           capacitance value for a downstream load seen at a node in  
5           an interconnect having a plurality of nodes; and  
6           means for utilizing said equivalent effective  
7           capacitance value to calculate an interconnect delay at  
8           said node.

1           9.    The data processing system as recited in Claim  
2           8, further comprising means for performing a bottom-up  
3           tree traversal to compute the first three admittance  
4           moments for each of said plurality of nodes in said  
5           interconnect.

1           10.   The data processing system as recited in Claim  
2           8, wherein said means for determining an equivalent  
3           effective capacitance value includes means for  
4           determining interconnect delays for nodes in said  
5           interconnect preceding said node.

1           11.   The data processing system as recited in Claim  
2           8, wherein said means for determining an equivalent  
3           effective capacitance includes means for utilizing a pi-  
4           model to model said downstream load.

1           12.   The data processing system as recited in Claim  
2           11, wherein said means for determining an equivalent  
3           effective capacitance includes means for determining an  
4           Elmore delay value for said node.

1           13.   The data processing system as recited in Claim

12, wherein said equivalent effective capacitance ( $C_{eff}$ ) is characterized by:

$$C_{eff} = C_{fj}(1 - e^{-T/\tau_{dj}})$$

wherein  $C_{fj}$  is the far-end capacitance of said pi-model at said node,  $T$  is the Elmore delay at said node and  $\tau_{dj}$  is the resistance of said pi-model ( $R_{dj}$ ) multiplied by  $C_{fi}$ .

14. The data processing system as recited in Claim 13, wherein said means for utilizing said equivalent effective capacitance value includes means for calculating said interconnect delay at said node utilizing an effective capacitance metric (ECM) delay model, wherein said ECM delay model is characterized by:

$$ECM_j = ECM_{p(j)} + R_j(C_j + C_{nj} + C_{fj}(1 - e^{-T/\tau_{dj}}))$$

wherein  $ECM_{p(j)}$  is the computed ECM delay at the node immediately preceding said node,  $R_j$  is the resistance between said node and said preceding node,  $C_j$  is the capacitance to ground at said node and  $C_{nj}$  is the near-end capacitance of said pi-model at said node.



1           15. A computer program product, comprising:  
2           a computer-readable medium having stored thereon  
3           computer executable instructions for implementing a  
4           method for determining an interconnect delay at a node in  
5           an interconnect having a plurality of nodes, said  
6           computer executable instructions when executed perform  
7           the steps of:

8                 determining an equivalent effective capacitance  
9                 value for a downstream load seen at said node; and  
10                utilizing said equivalent effective capacitance  
11                value to calculate said interconnect delay at said  
12                node.

1           16. The computer program product as recited in  
2           Claim 15, further comprising performing a bottom-up tree  
3           traversal to compute the first three admittance moments  
4           for each of said plurality of nodes in said interconnect.

1           17. The computer program product as recited in  
2           Claim 15, wherein said determining an equivalent  
3           effective capacitance value includes determining  
4           interconnect delays for nodes in said interconnect  
5           preceding said node.

1           18. The computer program product as recited in  
2           Claim 15, wherein said determining an equivalent  
3           effective capacitance includes utilizing a pi-model to  
4           model said downstream load.

1           19. The computer program product as recited in  
2           Claim 18, wherein said determining an equivalent  
3           effective capacitance includes determining an Elmore

delay value for said node.

20. The computer program product as recited in Claim 19, wherein said equivalent effective capacitance ( $C_{eff}$ ) is characterized by:

$$C_{eff} = C_{fj}(1 - e^{-T/\tau_{dj}})$$

wherein  $C_{fj}$  is the far-end capacitance of said pi-model at said node,  $T$  is the Elmore delay at said node and  $\tau_{dj}$  is the resistance of said pi-model ( $R_{dj}$ ) multiplied by  $C_{f1}$ .

21. The computer program product as recited in Claim 20, wherein said utilizing said equivalent effective capacitance value includes calculating said interconnect delay at said node utilizing an effective capacitance metric (ECM) delay model, wherein said ECM delay model is characterized by:

$$ECM_j = ECM_{p(j)} + R_j(C_j + C_{nj} + C_{fj}(1 - e^{-T/\tau_{dj}}))$$

wherein  $ECM_{p(j)}$  is the computed ECM delay at the node immediately preceding said node,  $R_j$  is the resistance between said node and said preceding node,  $C_j$  is the capacitance to ground at said node and  $C_{nj}$  is the near-end capacitance of said pi-model at said node.

## ABSTRACT OF THE DISCLOSURE

**METHOD AND SYSTEM FOR DETERMINING AN INTERCONNECT DELAY  
UTILIZING AN EFFECTIVE CAPACITANCE METRIC (ECM)  
SIGNAL DELAY MODEL**

A method for determining an interconnect delay at a node in an interconnect having a plurality of nodes. The method includes performing a bottom-up tree traversal to compute the first three admittance moments for each of the nodes in the interconnect. The computed admittance moments are utilized, in an advantageous embodiment, to compute a p-model of the downstream load. Next, the equivalent effective capacitance value  $C_{eff}$  is computed utilizing the components of the computed pi-model and the Elmore delay at the node under evaluation. In an advantageous embodiment,  $C_{eff}$  is characterized by:

$$C_{eff} = C_{fj} (1 - e^{-T/\tau_{dj}})$$

where  $C_{fj}$  is the far-end capacitance of the pi-model at the node,  $T$  is the Elmore delay at the node and  $\tau_{dj}$  is the resistance of the pi-model ( $R_{dj}$ ) multiplied by  $C_{f1}$ . The interconnect delay at the node is then determined utilizing an effective capacitance metric (ECM) delay model characterized by:

$$ECM_j = ECM_{p(j)} + R_j (C_j + C_{nj} + C_{eff})$$

where  $ECM_{p(j)}$  is the computed ECM delay at the node immediately preceding the node under evaluation,  $R_j$  is the resistance between the node under evaluation and the

35

FIGURE 1A




FIGURE 1B





FIGURE 1C






FIGURE 2

FIGURE 3






FIGURE 4A



$$\hat{y}_{1j} = y_{1j} + C_j ; \quad \hat{y}_{2j} = y_{2j} - R_j(y_{1j})^2$$
$$\hat{y}_{3j} = y_{2j} - 2R_j(y_{1j})(y_{2j}) + R_j^2(y_{1j})^3$$

FIGURE 4B



$$y_{1j} = \sum_{i=1}^k y_{1i}$$
$$y_{2j} = \sum_{i=1}^k y_{2i}$$
$$y_{3j} = \sum_{i=1}^k y_{3i}$$



DECLARATION AND POWER OF ATTORNEY FOR  
PATENT APPLICATION

As a below-named inventors, we hereby declare that:

The residence, post office address and citizenship are as stated below next to each name;

We believe we are the original, first and joint inventors of the subject matter which is claimed and for which a patent is sought on the invention entitled

METHOD AND SYSTEM FOR DETERMINING AN INTERCONNECT DELAY  
UTILIZING AN EFFECTIVE CAPACITANCE METRIC (ECM)  
SIGNAL DELAY MODEL

the specification of which (check one)

X is attached hereto.  
\_\_\_\_\_ was filed on \_\_\_\_\_  
as Application Serial No. \_\_\_\_\_  
and was amended on \_\_\_\_\_ (if applicable).

We hereby state that we have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above.

We acknowledge the duty to disclose information which is material to the patentability of this application in accordance with Title 37, Code of Federal Regulations, §1.56.

We hereby claim foreign priority benefits under Title 35, United States Code, §119 of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed:

Prior Foreign Application(s): \_\_\_\_\_ Priority Claimed  
\_\_\_\_\_ Yes \_\_\_\_\_ No  
(Number) (Country) (Day/Month/Year)

We hereby claim the benefit under Title 35, United States Code, §120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, §112, I acknowledge the duty to disclose information material to the patentability of this application as defined in Title 37, Code of Federal Regulations, §1.56 which occurred between the filing date of the prior

application and the national or PCT international filing date of this application:

(Application Serial #)	(Filing Date)	(Status)
------------------------	---------------	----------

We hereby declare that all statements made herein of our own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

POWER OF ATTORNEY: As a named inventors, we hereby appoint the following attorneys and/or agents to prosecute this application and transact all business in the Patent and Trademark Office connected therewith.

James H. Barksdale, Jr. Reg. No. 24,091; Robert M. Carwell, Reg. No. 28,499; Marilyn S. Dawkins, Reg. No. 31,140; Volel Emile, Reg. No. 39,969; John W. Henderson, Jr., Reg. No. 26,907; John E. Hoel, Reg. No. 26,279; Christopher A. Hughes, Reg. No. 26,914; Jeffrey S. LaBaw, Reg. No. 31,633; Douglas H. Lefevre, Reg. No. 26,193; Mark E. McBurney, Reg. No. 33,114; David A. Mims, Jr., Reg. No. 32,708; Joseph C. Redmond, Reg. No. 18,753; Casimer K. Salys, Reg. No. 28,900; Thomas E. Tyson, Reg. No. 28,543; Leslie A. Van Leeuwen, Reg. No. 42,196;	Matthew W. Baca, Reg. No. 42,277; Michael R. Barré, Reg. No. 44,023; Andrew J. Dillon, Reg. No. 29,634; Andrew M. Harris, Reg. No. 42,638; Richard N. McCain, Reg. No. 43,785; Jack V. Musgrove, Reg. No. 31,986; Antony P. Ng, Reg. No. 43,427; Michael E. Noe, Reg. No. 44,975; Brian F. Russell, Reg. No. 40,796; and Daniel E. Venglarik, Reg. No. 39,409.
--	---

Send correspondence to: Andrew J. Dillon, FELSMAN, BRADLEY, VADEN, GUNTER & DILLON, LLP, Suite 350, Lakewood on the Park, 7600B North Capital of Texas Highway, Austin, Texas 78731, and direct all telephone calls to Andrew J. Dillon, (512) 343-6116.

FULL NAME OF **SOLE OR FIRST** INVENTOR: Charles Jay Alpert

INVENTORS SIGNATURE: Charles Jay Alpert DATE: 9/19/2000

RESIDENCE: 8901 Spearhead Cove  
Austin, TX 78717

DOCKET NUMBER: AUS9-2000-0349US1

CITIZENSHIP: US

POST OFFICE ADDRESS: 8901 Spearhead Cove  
Austin, TX 78717

FULL NAME OF **SECOND** INVENTOR: Anirudh Devgan

INVENTORS SIGNATURE: Anirudh Devgan DATE: 9/19/2000

RESIDENCE: 9801 Stonelake Blvd., #236  
Austin, TX 78759

CITIZENSHIP: India

POST OFFICE ADDRESS: 9801 Stonelake Blvd., #236  
Austin, TX 78759

FULL NAME OF **THIRD** INVENTOR: Chandramouli V. Kashyap

INVENTORS SIGNATURE: Chandramouli Kashyap DATE: 9/19/2000

RESIDENCE: 12349 Metric Blvd., Apt. 2310  
Austin, TX 78758

CITIZENSHIP: India

POST OFFICE ADDRESS: 12349 Metric Blvd., Apt. 2310  
Austin, TX 78758